

36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM

Features

- · Supports 133-MHz bus operations
- 1M x 36/2M x 18/512K x 72 common I/O
- 2.5V core power supply
- 2.5V/1.8V I/O power supply
- · Fast clock-to-output times
 - 6.5 ns (133-MHz version)
- Provide high-performance 2-1-1-1 access rate
- User-selectable burst counter supporting Intel[®] Pentium[®] interleaved or linear burst sequences
- Separate processor and controller address strobes
- · Synchronous self-timed write
- Asynchronous output enable
- CY7C1441AV25, CY7C1443AV25 available in lead-free 100-pin TQFP package, lead-free and non-lead-free 165-ball FBGA package. CY7C1447AV25 available in lead-free and non-lead-free 209-ball FBGA package
- JTAG boundary scan for FBGA package
- "ZZ" Sleep Mode option

Functional Description[1]

The CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 are 2.5V, 1M x 36/2M x 18/512K x 72 Synchronous Flow-through SRAMs, respectively designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ($\overline{\text{CE}}_1$), depth- expansion Chip Enables ($\overline{\text{CE}}_2$ and $\overline{\text{CE}}_3$), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables ($\overline{\text{BW}}_x$, and BWE), and Global Write ($\overline{\text{GW}}$). Asynchronous inputs include the Output Enable ($\overline{\text{OE}}$) and the ZZ pin.

The CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either Address <u>Strobe</u> Processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses <u>can be</u> internally generated as controlled by the Advance pin (ADV).

The CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 operates from a +2.5V core power supply while all outputs may operate with either a +2.5V or 1.8V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.


Selection Guide


| | 133 MHz | 100 MHz | Unit |
|------------------------------|---------|---------|------|
| Maximum Access Time | 6.5 | 8.5 | ns |
| Maximum Operating Current | 270 | 250 | mA |
| Maximum CMOS Standby Current | 120 | 120 | mA |

Note

1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.











Logic Block Diagram - CY7C1447AV25 (512K x 72)





Pin Configurations

100-pin TQFP Pinout





Pin Configurations (continued)

165-ball FBGA (15 x 17 x 1.4 mm) Pinout CY7C1441AV25 (1M x 36)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------------------|--------|-----------------|-------------------|-------------------|-----------------|----------|----------|-----------|--------|------------------|
| Α | NC/288M | Α | CE ₁ | \overline{BW}_C | \overline{BW}_B | CE ₃ | BWE | ADSC | ADV | Α | NC |
| В | NC/144M | Α | CE ₂ | \overline{BW}_D | \overline{BW}_A | CLK | GW | OE | ADSP | Α | NC/576M |
| С | DQP _C | NC | V_{DDQ} | V_{SS} | V_{SS} | V_{SS} | V_{SS} | V_{SS} | V_{DDQ} | NC/1G | DQP_B |
| D | DQ_C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| E | DQ_C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| F | DQ_C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| G | DQ_C | DQ_C | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_B | DQ_B |
| Н | NC | NC | NC | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | NC | NC | ZZ |
| J | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| K | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| L | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| M | DQ_D | DQ_D | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | DQ_A |
| N | DQP _D | NC | V_{DDQ} | V_{SS} | NC | Α | NC | V_{SS} | V_{DDQ} | NC | DQP _A |
| Р | NC | NC/72M | Α | Α | TDI | A1 | TDO | Α | Α | Α | Α |
| R | MODE | Α | Α | Α | TMS | A0 | TCK | Α | Α | Α | Α |

CY7C1443AV25 (2M x 18)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------------------|-----------------|--------------------|-------------------|-------------------|-----------------|-----------------|----------|-----------|--------|------------------|
| Α | NC/288M | Α | Œ ₁ | \overline{BW}_B | NC | Œ ₃ | BWE | ADSC | ADV | Α | Α |
| В | NC/144M | Α | CE ₂ | NC | \overline{BW}_A | CLK | GW | OE | ADSP | Α | NC/576M |
| С | NC | NC | V_{DDQ} | V_{SS} | V_{SS} | V _{SS} | V_{SS} | V_{SS} | V_{DDQ} | NC/1G | DQP _A |
| D | NC | DQ _B | V_{DDQ} | V_{DD} | V_{SS} | V _{SS} | V _{SS} | V_{DD} | V_{DDQ} | NC | DQ_A |
| E | NC | DQ _B | V_{DDQ} | V_{DD} | V_{SS} | V _{SS} | V _{SS} | V_{DD} | V_{DDQ} | NC | DQ_A |
| F | NC | DQ _B | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | NC | DQ_A |
| G | NC | DQ _B | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | NC | DQ_A |
| Н | NC | NC | NC | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | NC | NC | ZZ |
| J | DQ _B | NC | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | NC |
| K | DQ _B | NC | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | NC |
| L | DQ _B | NC | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | NC |
| M | DQ _B | NC | V_{DDQ} | V_{DD} | V_{SS} | V_{SS} | V_{SS} | V_{DD} | V_{DDQ} | DQ_A | NC |
| N | DQP _B | NC | V_{DDQ} | V_{SS} | NC | Α | NC | V_{SS} | V_{DDQ} | NC | NC |
| Р | NC | NC/72M | Α | А | TDI | A1 | TDO | А | Α | Α | Α |
| R | MODE | Α | Α | А | TMS | A0 | TCK | Α | Α | Α | А |



Pin Configurations (continued)

209-ball FBGA (14 x 22 x 1.76 mm) Pinout CY7C1447AV25 (512K × 72)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------------------|------------------|------------------|------------------|-----------------|-----------------|-----------------|--------------------|------------------|------------------|------------------|
| Α | DQ_G | DQ_G | Α | CE ₂ | ADSP | ADSC | ADV | Œ ₃ | Α | DQ _B | DQ _B |
| В | DQ_G | DQ_G | BWS _C | BWS _G | NC/288M | BW | Α | BWS _B | BWS _F | DQ _B | DQ _B |
| С | DQ_G | DQ_G | BWS _H | BWS _D | NC/144M | CE ₁ | NC/576M | BWS _E | BWSA | DQ _B | DQ _B |
| D | DQ_G | DQ_G | V _{SS} | NC | NC/1G | ŌĒ | GW | NC | V _{SS} | DQ _B | DQ _B |
| E | DQP _G | DQP _C | V_{DDQ} | V_{DDQ} | V _{DD} | V _{DD} | V _{DD} | V_{DDQ} | V_{DDQ} | DQP _F | DQP _B |
| F | DQ _C | DQ_C | V_{SS} | V_{SS} | V _{SS} | NC | V _{SS} | V_{SS} | V _{SS} | DQ_F | DQ_F |
| G | DQ_C | DQ_C | V_{DDQ} | V_{DDQ} | V _{DD} | NC | V _{DD} | V_{DDQ} | V_{DDQ} | DQ_F | DQ_F |
| Н | DQ _C | DQ_C | V_{SS} | V_{SS} | V _{SS} | NC | V _{SS} | V_{SS} | V_{SS} | DQ_F | DQ_F |
| J | DQ _C | DQ_C | V_{DDQ} | V_{DDQ} | V_{DD} | NC | V_{DD} | V_{DDQ} | V_{DDQ} | DQ_F | DQ_F |
| K | NC | NC | CLK | NC | V _{SS} | V_{SS} | V _{SS} | NC | NC | NC | NC |
| L | DQ_H | DQ_H | V_{DDQ} | V_{DDQ} | V_{DD} | NC | V_{DD} | V_{DDQ} | V_{DDQ} | DQ_A | DQ _A |
| M | DQ _H | DQ_H | V_{SS} | V_{SS} | V _{SS} | NC | V _{SS} | V_{SS} | V_{SS} | DQ_A | DQ_A |
| N | DQ_H | DQ_H | V_{DDQ} | V_{DDQ} | V_{DD} | NC | V_{DD} | V_{DDQ} | V_{DDQ} | DQ_A | DQ_A |
| Р | DQ _H | DQ_H | V_{SS} | V_{SS} | V_{SS} | ZZ | V _{SS} | V_{SS} | V_{SS} | DQ_A | DQ_A |
| R | DQP_D | DQP _H | V_{DDQ} | V_{DDQ} | V_{DD} | V_{DD} | V_{DD} | V_{DDQ} | V_{DDQ} | DQPA | DQP _E |
| Т | DQ _D | DQ_D | V_{SS} | NC | NC | MODE | NC | NC | V_{SS} | DQ _E | DQ _E |
| U | DQ_D | DQ_D | NC/72M | Α | А | Α | Α | Α | Α | DQ _E | DQ _E |
| V | DQ_D | DQ_D | Α | Α | Α | A1 | Α | Α | Α | DQ _E | DQ _E |
| W | DQ_D | DQ_D | TMS | TDI | А | A0 | А | TDO | TCK | DQ _E | DQ _E |



Pin Definitions

| Name | I/O | Description |
|--|------------------------|--|
| A ₀ , A ₁ , A | Input- Synchronous | Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. A $_{[1:0]}$ feed the 2-bit counter. |
| BW _A , BW _B BW _C , BW _D , BW _E , BW _F , BW _G , BW _H | Input- Synchronous | Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| GW | Input- Synchronous | Global Write Enable Input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $\overline{\text{BW}}_X$ and $\overline{\text{BWE}}$). |
| CLK | Input- Clock | Clock Input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation. |
| CE ₁ | Input- Synchronous | Chip Enable 1 Input, active \underline{LOW} . Sampled on the rising edge of CLK. Used in conjunction with CE ₂ and CE ₃ to select/deselect the device. ADSP is ignored if CE ₁ is HIGH. CE ₁ is sampled only when a new external address is loaded. |
| CE ₂ | Input- Synchronous | Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select/deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded. |
| CE ₃ | Input- Synchronous | Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to select/deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded. |
| ŌĒ | Input- Asynchronous | Output Enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. |
| ADV | Input- Synchronous | Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle. |
| ADSP | Input- Synchronous | Address Strobe from Processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when \overline{CE}_1 is deasserted HIGH |
| ADSC | Input- Synchronous | Address Strobe from Controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. |
| BWE | Input- Synchronous | Byte Write Enable Input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. |
| ZZ | Input- Asynchronous | ZZ "sleep" Input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down. |
| DQs | I/O- Synchronous | Bidirectional Data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPX are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE. |



Pin Definitions (continued)

| Name | I/O | Description |
|--|-----------------------------------|---|
| DQP _X | I/O- Synchronous | Bidirectional Data Parity I/O Lines. Functionally, thes <u>e sig</u> nals are identical to DQ _s . During write sequences, DQP _x is controlled by BW _X correspondingly. |
| MODE | Input-Static | Selects Burst Order. When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode Pin has an internal pull-up. |
| V_{DD} | Power Supply | Power supply inputs to the core of the device. |
| V_{DDQ} | I/O Power Supply | Power supply for the I/O circuitry. |
| V _{SS} | Ground | Ground for the core of the device. |
| V_{SSQ} | I/O Ground | Ground for the I/O circuitry. |
| TDO | JTAG serial output Synchronous | Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not being utilized, this pin should be left unconnected. This pin is not available on TQFP packages. |
| TDI | JTAG serial input Synchronous | Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be left floating or connected to V _{DD} through a pull up resistor. This pin is not available on TQFP packages. |
| TMS | JTAG serial input Synchronous | Serial data-In to the JTAG circuit . Sampled on the rising edge of TCK. If the JTAG feature is not being utilized, this pin can be disconnected or connected to V _{DD} . This pin is not available on TQFP packages. |
| TCK | JTAG- Clock | Clock input to the JTAG circuitry . If the JTAG feature is not being utilized, this pin must be connected to V _{SS} . This pin is not available on TQFP packages. |
| NC | - | No Connects. Not internally connected to the die. |
| NC/72M, NC/144M, NC/288M, NC/576M, NC/1G | - | No Connects. Not internally connected to the die. NC/72M, NC/144M, NC/288M, NC/576M, NC/1G are address expansion pins are not internally connected to the die. |

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ($t_{\rm CDV}$) is 6.5 ns (133-MHz device).

The CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses <u>can be</u> initiated with either the Processor <u>Address</u> Strobe (ADSP) or the Controller Address Strobe (ADSC). Address <u>advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.</u>

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous Output Enable (\overline{OE}) provide for easy bank selection and output tri-state control. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated <u>when</u> the following <u>conditions</u> are satisfied at clock rise: (1) $\overline{\text{CE}_{1}}$, $\overline{\text{CE}_{2}}$, and $\overline{\text{CE}_{3}}$ are all asserted active, and (2) $\overline{\text{ADSP or}}$ $\overline{\text{ADSC}}$ is asserted LOW (if the access is initiated by $\overline{\text{ADSC}}$, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst <u>counter/control logic</u> and presented to the memory core. If the $\overline{\text{OE}}$ input is asserted LOW, the requested data will be available at the data outputs a maximum to $t_{\overline{\text{CDV}}}$ after clock rise. ADSP is ignored if $\overline{\text{CE}_{1}}$ is HIGH.

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\text{CE}}_1$, $\overline{\text{CE}}_2$, $\overline{\text{CE}}_3$ are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs ($\overline{\text{GW}}$, BWE, and $\overline{\text{BW}}_{\text{X}}$)are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the appropriate data will be latched and written into the device. Byte writes are allowed. All I/Os are tri-stated during a byte write. Since this is a common I/O device, the asynchronous $\overline{\text{OE}}$ input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of $\overline{\text{OE}}$.



Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at <u>clock</u> rise: (1) \overline{CE}_1 , \overline{CE}_2 , and $\overline{\underline{CE}_3}$ are all asserted active, (2) \overline{ADSC} is asserted LOW, (3) $\overline{\underline{ADSP}}$ is deasserted HIGH, and (4) the write <u>input signals</u> (GW, $\overline{\underline{BWE}}$, and $\overline{\underline{BW}}_X$) indicate a write access. $\overline{\overline{ADSC}}$ is ignored if $\overline{\overline{ADSP}}$ is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to DQ_S will be written into the specified address location. Byte writes are allowed. All I/Os are tri-stated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated once a write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by A_[1:0], and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE will select a linear burst sequence. A HIGH on MODE will select an interleaved burst order. Leaving MODE unconnected will cause the device to default to a interleaved burst sequence.

Interleaved Burst Address Table (MODE = Floating or V_{DD})

| First Address A1: A0 | Second Address A1: A0 | Third Address A1: A0 | Fourth Address A1: A0 | | |
|----------------------------|-----------------------------|----------------------------|-----------------------------|--|--|
| 00 | 01 | 10 | 11 | | |
| 01 | 00 | 11 | 10 | | |
| 10 | 11 | 00 | 01 | | |
| 11 | 10 | 01 | 00 | | |

Linear Burst Address Table (MODE = GND)

| First Address A1: A0 | Second Address A1: A0 | Third Address A1: A0 | Fourth Address A1: A0 |
|----------------------------|-----------------------------|----------------------------|-----------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE₁, CE₂, CE₃, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|--------------------|-----------------------------------|---------------------------|-------------------|-------------------|------|
| I _{DDZZ} | Sleep mode standby current | $ZZ \ge V_{DD} - 0.2V$ | | 100 | mA |
| t _{ZZS} | Device operation to ZZ | $ZZ \ge V_{DD} - 0.2V$ | | 2t _{CYC} | ns |
| t _{ZZREC} | ZZ recovery time | ZZ ≤ 0.2V | 2t _{CYC} | | ns |
| t _{ZZI} | ZZ active to sleep current | This parameter is sampled | | 2t _{CYC} | ns |
| t _{RZZI} | ZZ Inactive to exit sleep current | This parameter is sampled | 0 | | ns |



Truth Table^[2, 3, 4, 5, 6]

| Cycle Description | ADDRESS Used | CE ₁ | CE ₂ | CE ₃ | ZZ | ADSP | ADSC | ADV | WRITE | ŌĒ | CLK | DQ |
|---------------------------------|-----------------|-----------------|-----------------|-----------------|----|------|------|-----|-------|----|-----|-----------|
| Deselected Cycle, Power-down | None | Н | Х | Х | L | Х | L | Х | Х | Х | L-H | Tri-State |
| Deselected Cycle, Power-down | None | L | L | Х | L | L | Х | Х | Х | Х | L-H | Tri-State |
| Deselected Cycle, Power-down | None | L | Х | Н | L | L | Х | Х | Х | Х | L-H | Tri-State |
| Deselected Cycle, Power-down | None | L | L | Χ | L | Н | L | Х | Х | Х | L-H | Tri-State |
| Deselected Cycle, Power-down | None | Х | Х | Х | L | Н | L | Х | Х | Х | L-H | Tri-State |
| Sleep Mode, Power-down | None | Х | Х | Х | Н | Х | Х | Х | Х | Χ | Х | Tri-State |
| Read Cycle, Begin Burst | External | L | Н | L | L | L | Х | Х | Х | L | L-H | Q |
| Read Cycle, Begin Burst | External | L | Н | L | L | L | Х | Х | Х | Н | L-H | Tri-State |
| Write Cycle, Begin Burst | External | L | Н | L | L | Н | L | Х | L | Χ | L-H | D |
| Read Cycle, Begin Burst | External | L | Н | L | L | Н | L | Х | Н | L | L-H | Q |
| Read Cycle, Begin Burst | External | L | Н | L | L | Н | L | Χ | Н | Н | L-H | Tri-State |
| Read Cycle, Continue Burst | Next | Χ | Χ | Χ | L | Н | Н | L | Н | L | L-H | Q |
| Read Cycle, Continue Burst | Next | Х | Χ | Χ | L | Н | Н | L | Н | Н | L-H | Tri-State |
| Read Cycle, Continue Burst | Next | Н | Χ | Χ | L | Х | Н | L | Н | L | L-H | Q |
| Read Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | Н | Н | L-H | Tri-State |
| Write Cycle, Continue Burst | Next | Χ | Χ | Х | L | Н | Н | L | L | Χ | L-H | D |
| Write Cycle, Continue Burst | Next | Н | Х | Х | L | Х | Н | L | L | Χ | L-H | D |
| Read Cycle, Suspend Burst | Current | Χ | Χ | Х | L | Н | Н | Н | Н | L | L-H | Q |
| Read Cycle, Suspend Burst | Current | Х | Х | Х | L | Н | Н | Н | Н | Н | L-H | Tri-State |
| Read Cycle, Suspend Burst | Current | Н | Χ | Х | L | Х | Н | Н | Н | L | L-H | Q |
| Read Cycle, Suspend Burst | Current | Н | Χ | Х | L | Х | Н | Н | Н | Н | L-H | Tri-State |
| Write Cycle, Suspend Burst | Current | Х | Х | Х | L | Н | Н | Н | L | Χ | L-H | D |
| Write Cycle, Suspend Burst | Current | Н | Χ | Χ | L | Х | Н | Н | L | Χ | L-H | D |

- Notes:
 X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWy. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
 OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Partial Truth Table for Read/Write^[2, 7]

| Function (CY7C1441AV25) | GW | BWE | BW _D | BW _C | BW _B | BW _A |
|---|----|-----|-----------------|-----------------|-----------------|-----------------|
| Read | Н | Н | Х | Х | Х | Х |
| Read | Н | L | Н | Н | Н | Н |
| Write Byte A (DQ _A , DQP _A) | Н | L | Н | Н | Н | L |
| Write Byte B(DQ _B , DQP _B) | Н | L | Н | Н | L | Н |
| Write Bytes A, B (DQ _A , DQ _B , DQP _A , DQP _B) | Н | L | Н | Н | L | L |
| Write Byte C (DQ _C , DQP _C) | Н | L | Н | L | Н | Н |
| Write Bytes C, A (DQ _C , DQ _A , DQP _C , DQP _A) | Н | L | Н | L | Н | L |
| Write Bytes C, B (DQ _C , DQ _{B,} DQP _C , DQP _B) | Н | L | Н | L | L | Н |
| Write Bytes C, B, A (DQ _C , DQ _B , DQ _{A,} DQP _C , DQP _B , DQP _A) | Н | L | Н | L | L | L |
| Write Byte D (DQ _D , DQP _D) | Н | L | L | Н | Н | Н |
| Write Bytes D, A (DQ _D , DQ _{A,} DQP _D , DQP _A) | Н | L | L | Н | Н | L |
| Write Bytes D, B (DQ _D , DQ _{A,} DQP _D , DQP _A) | Н | L | L | Н | L | Н |
| Write Bytes D, B, A (DQ_D , DQ_B , DQ_{A} , DQP_D , DQP_B , DQP_A) | Н | L | L | Н | L | L |
| Write Bytes D, B (DQ _D , DQ _{B,} DQP _D , DQP _B) | Н | L | L | L | Н | Н |
| Write Bytes D, B, A (DQ_D , DQ_C , DQ_{A} , DQP_D , DQP_C , DQP_A) | Н | L | L | L | Н | L |
| Write Bytes D, C, A (DQ _D , DQ _B , DQ _A , DQP _D , DQP _B , DQP _A) | Н | L | L | L | L | Н |
| Write All Bytes | Н | L | L | L | L | L |
| Write All Bytes | L | Х | Х | Х | Х | Х |

Truth Table for Read/Write^[2, 7]

| Function (CY7C1443AV25) | GW | BWE | BW _B | BW _A |
|--|----|-----|-----------------|-----------------|
| Read | Н | Н | Х | Х |
| Read | Н | L | Н | Н |
| Write Byte A - (DQ _A and DQP _A) | Н | L | Н | L |
| Write Byte B - (DQ _B and DQP _B) | Н | L | L | Н |
| Write All Bytes | Н | L | L | L |
| Write All Bytes | L | Х | X | Х |

Truth Table for Read/Write^[2, 8]

| Function (CY7C1447AV25) | GW | BWE | BW _x |
|--|----|-----|-----------------|
| Read | Н | Н | X |
| Read | Н | L | All BW = H |
| Write Byte x - (DQ _x and DQP _x) | Н | L | L |
| Write All Bytes | Н | L | All BW = L |
| Write All Bytes | L | Х | X |

7. <u>Table</u> only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid Appropriate write will be done based on which byte write is active.
 8. BWx represents any byte write signal BW_X. To enable any byte write BW_x, a Logic LOW signal should be applied at clock rise. Any number of bye writes can be enabled at the same time for any given write.

Document #: 38-05349 Rev. *F



IEEE 1149.1 Serial Boundary Scan (JTAG)


The CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 2.5V/1.8V I/O logic level.

The CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.


Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See Tap Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram



Performing a TAP Reset

A RESET is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.



When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

TAP Instruction Set

Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture <u>all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.</u>

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #89 (for 165-FBGA package) or bit #138 (for 209-FBGA package).



When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the "Update-DR" state in the TAP controller, it will directly control the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it will enable the output buffers to drive the output bus. When LOW, this bit will place the output bus into a High-Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value

loaded into that shift-register cell will latch into the preload register. When the EXTEST instruction is entered, this bit will directly control the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Timing



TAP AC Switching Characteristics Over the Operating Range^[9, 10]

| Symbol | Parameter | Min. | Max. | Unit |
|-------------------|-------------------------------|----------|------|------|
| Clock | | " | 1 | 1 |
| t _{TCYC} | TCK Clock Cycle Time | 50 | | ns |
| t _{TF} | TCK Clock Frequency | | 20 | MHz |
| t _{TH} | TCK Clock HIGH time | 20 | | ns |
| t _{TL} | TCK Clock LOW time | 20 | | ns |
| Output Tim | es | | | |
| t _{TDOV} | TCK Clock LOW to TDO Valid | | 10 | ns |
| t _{TDOX} | TCK Clock LOW to TDO Invalid | 0 | | ns |
| Set-up Tim | es | <u>.</u> | | |
| t _{TMSS} | TMS Set-up to TCK Clock Rise | 5 | | ns |
| t _{TDIS} | TDI Set-up to TCK Clock Rise | 5 | | ns |
| t _{CS} | Capture Set-Up to TCK Rise | 5 | | ns |
| Hold Times | ; ; | · | | |
| t _{TMSH} | TMS Hold after TCK Clock Rise | 5 | | ns |
| t _{TDIH} | TDI Hold after Clock Rise | 5 | | ns |
| t _{CH} | Capture Hold after Clock Rise | 5 | | ns |

Notes:

10. Test conditions are specified using the load in TAP AC test Conditions. $t_R/t_F = 1$ ns.


^{9.} t_{CS} and t_{CH} refer to the set-up and hold time requirements of latching data from the boundary scan register.



2.5V TAP AC Test Conditions

| Input pulse levels | |
|--------------------------------------|-------|
| Input rise and fall time | 1 ns |
| Input timing reference levels | 1.25V |
| Output reference levels | 1.25V |
| Test load termination supply voltage | 1.25V |


2.5V TAP AC Output Load Equivalent



1.8V TAP AC Test Conditions

| Input pulse levels | 0.2V to V _{DDQ} – 0.2 |
|---------------------------------------|--------------------------------|
| Input rise and fall time | 1 ns |
| Input timing reference levels | 0.9V |
| Output reference levels | 0.9V |
| Test load termination supply voltage. | 0.9V |

1.8V TAP AC Output Load Equivalent



TAP DC Electrical Characteristics And Operating Conditions

 $(0^{\circ}\text{C} < \text{TA} < +70^{\circ}\text{C}; V_{DD} = 2.5\text{V} \pm 0.125\text{V} \text{ unless otherwise noted})^{[11]}$

| Parameter | Description | Description | Conditions | Min. | Max. | Unit |
|------------------|---------------------|------------------------------|------------------|------|-----------------------|------|
| V _{OH1} | Output HIGH Voltage | $I_{OH} = -1.0 \text{ mA}$ | $V_{DDQ} = 2.5V$ | 2.0 | | V |
| V _{OH2} | Output HIGH Voltage | I _{OH} = -100 μA | $V_{DDQ} = 2.5V$ | 2.1 | | V |
| | | | $V_{DDQ} = 1.8V$ | 1.6 | | V |
| V _{OL1} | Output LOW Voltage | I _{OL} = 1.0 mA | $V_{DDQ} = 2.5V$ | | 0.4 | V |
| V _{OL2} | Output LOW Voltage | I _{OL} = 100 μA | $V_{DDQ} = 2.5V$ | | 0.2 | V |
| | | | $V_{DDQ} = 1.8V$ | | 0.2 | V |
| V_{IH} | Input HIGH Voltage | | $V_{DDQ} = 2.5V$ | 1.7 | V _{DD} + 0.3 | V |
| | | | $V_{DDQ} = 1.8V$ | 1.26 | V _{DD} + 0.3 | V |
| V_{IL} | Input LOW Voltage | | $V_{DDQ} = 2.5V$ | -0.3 | 0.7 | V |
| | | | $V_{DDQ} = 1.8V$ | -0.3 | 0.36 | V |
| I _X | Input Load Current | $GND \le V_{IN} \le V_{DDQ}$ | • | -5 | 5 | μA |

Identification Register Definitions

| Instruction Field | CY7C1441AV25 (1M x 36) | CY7C1443AV25 (2M x 18) | CY7C1447AV25 (512K x 72) | Description |
|------------------------------------|---------------------------|---------------------------|-----------------------------|--|
| Revision Number (31:29) | 000 | 000 | 000 | Describes the version number. |
| Device Depth (28:24) | 01011 | 01011 | 01011 | Reserved for internal use |
| Architecture/Memory Type(23:18) | 000001 | 000001 | 000001 | Defines memory type and architecture |
| Bus Width/Density(17:12) | 100111 | 010111 | 110111 | Defines width and density |
| Cypress JEDEC ID Code (11:1) | 00000110100 | 00000110100 | 00000110100 | Allows unique identification of SRAM vendor. |
| ID Register Presence Indicator (0) | 1 | 1 | 1 | Indicates the presence of an ID register. |

Note:

^{11.} All voltages referenced to V_{SS} (GND).



Scan Register Sizes

| Register Name | Bit Size (x36) | Bit Size (x18) | Bit Size (x72) |
|---|----------------|----------------|----------------|
| Instruction Bypass | 3 | 3 | 3 |
| Bypass | 1 | 1 | 1 |
| ID | 32 | 32 | 32 |
| Boundary Scan Order (165-ball FBGA package) | 89 | 89 | - |
| Boundary Scan Order (209-ball FBGA package) | - | - | 138 |

Identification Codes

| Instruction | Code | Description |
|----------------|------|--|
| EXTEST | 000 | Captures I/O ring contents. |
| IDCODE | 001 | Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations. |
| SAMPLE Z | 010 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state. |
| RESERVED | 011 | Do Not Use: This instruction is reserved for future use. |
| SAMPLE/PRELOAD | 100 | Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. |
| RESERVED | 101 | Do Not Use: This instruction is reserved for future use. |
| RESERVED | 110 | Do Not Use: This instruction is reserved for future use. |
| BYPASS | 111 | Places the bypass register between TDI and TDO. This operation does not affect SRAM operations. |



165-ball FBGA Boundary Scan Order^[12,13]

CY7C1441AV25 (1M x 36), CY7C1443AV25 (2M x 18)

| Bit # | ball ID |
|-------|---------|-------|---------|-------|---------|-------|---------|
| 1 | N6 | 26 | E11 | 51 | A3 | 76 | N1 |
| 2 | N7 | 27 | D11 | 52 | A2 | 77 | N2 |
| 3 | N10 | 28 | G10 | 53 | B2 | 78 | P1 |
| 4 | P11 | 29 | F10 | 54 | C2 | 79 | R1 |
| 5 | P8 | 30 | E10 | 55 | B1 | 80 | R2 |
| 6 | R8 | 31 | D10 | 56 | A1 | 81 | P3 |
| 7 | R9 | 32 | C11 | 57 | C1 | 82 | R3 |
| 8 | P9 | 33 | A11 | 58 | D1 | 83 | P2 |
| 9 | P10 | 34 | B11 | 59 | E1 | 84 | R4 |
| 10 | R10 | 35 | A10 | 60 | F1 | 85 | P4 |
| 11 | R11 | 36 | B10 | 61 | G1 | 86 | N5 |
| 12 | H11 | 37 | A9 | 62 | D2 | 87 | P6 |
| 13 | N11 | 38 | B9 | 63 | E2 | 88 | R6 |
| 14 | M11 | 39 | C10 | 64 | F2 | 89 | Interna |
| 15 | L11 | 40 | A8 | 65 | G2 | | |
| 16 | K11 | 41 | B8 | 66 | H1 | | |
| 17 | J11 | 42 | A7 | 67 | H3 | | |
| 18 | M10 | 43 | B7 | 68 | J1 | | |
| 19 | L10 | 44 | B6 | 69 | K1 | | |
| 20 | K10 | 45 | A6 | 70 | L1 | | |
| 21 | J10 | 46 | B5 | 71 | M1 | | |
| 22 | H9 | 47 | A5 | 72 | J2 | | |
| 23 | H10 | 48 | A4 | 73 | K2 | | |
| 24 | G11 | 49 | B4 | 74 | L2 | | |
| 25 | F11 | 50 | B3 | 75 | M2 | | |

Notes:

12. Balls which are NC (No Connect) are preset LOW. 13. Bit# 89 is preset HIGH.



209-ball FBGA Boundary Scan Order [12,14]

CY7C1447AV25 (512K x 72)

| Bit # | ball ID |
|-------|---------|-------|---------|-------|---------|-------|----------|
| 1 | W6 | 36 | F6 | 71 | H6 | 106 | K3 |
| 2 | V6 | 37 | K8 | 72 | C6 | 107 | K4 |
| 3 | U6 | 38 | K9 | 73 | B6 | 108 | K6 |
| 4 | W7 | 39 | K10 | 74 | A6 | 109 | K2 |
| 5 | V7 | 40 | J11 | 75 | A5 | 110 | L2 |
| 6 | U7 | 41 | J10 | 76 | B5 | 111 | L1 |
| 7 | T7 | 42 | H11 | 77 | C5 | 112 | M2 |
| 8 | V8 | 43 | H10 | 78 | D5 | 113 | M1 |
| 9 | U8 | 44 | G11 | 79 | D4 | 114 | N2 |
| 10 | T8 | 45 | G10 | 80 | C4 | 115 | N1 |
| 11 | V9 | 46 | F11 | 81 | A4 | 116 | P2 |
| 12 | U9 | 47 | F10 | 82 | B4 | 117 | P1 |
| 13 | P6 | 48 | E10 | 83 | C3 | 118 | R2 |
| 14 | W11 | 49 | E11 | 84 | B3 | 119 | R1 |
| 15 | W10 | 50 | D11 | 85 | A3 | 120 | T2 |
| 16 | V11 | 51 | D10 | 86 | A2 | 121 | T1 |
| 17 | V10 | 52 | C11 | 87 | A1 | 122 | U2 |
| 18 | U11 | 53 | C10 | 88 | B2 | 123 | U1 |
| 19 | U10 | 54 | B11 | 89 | B1 | 124 | V2 |
| 20 | T11 | 55 | B10 | 90 | C2 | 125 | V1 |
| 21 | T10 | 56 | A11 | 91 | C1 | 126 | W2 |
| 22 | R11 | 57 | A10 | 92 | D2 | 127 | W1 |
| 23 | R10 | 58 | C9 | 93 | D1 | 128 | T6 |
| 24 | P11 | 59 | B9 | 94 | E1 | 129 | U3 |
| 25 | P10 | 60 | A9 | 95 | E2 | 130 | V3 |
| 26 | N11 | 61 | D7 | 96 | F2 | 131 | T4 |
| 27 | N10 | 62 | C8 | 97 | F1 | 132 | T5 |
| 28 | M11 | 63 | B8 | 98 | G1 | 133 | U4 |
| 29 | M10 | 64 | A8 | 99 | G2 | 134 | V4 |
| 30 | L11 | 65 | D8 | 100 | H2 | 135 | 5W |
| 31 | L10 | 66 | C7 | 101 | H1 | 136 | 5V |
| 32 | K11 | 67 | B7 | 102 | J2 | 137 | 5U |
| 33 | M6 | 68 | A7 | 103 | J1 | 138 | Internal |
| 34 | L6 | 69 | D6 | 104 | K1 | | |
| 35 | J6 | 70 | G6 | 105 | N6 | | |

Note: 14. Bit# 138 is preset HIGH.



Maximum Ratings

| (Above which the useful life may be impaired. For user guidelines, not tested.) |
|---|
| Storage Temperature65°C to +150°C |
| Ambient Temperature with Power Applied55°C to +125°C |
| Supply Voltage on V_{DD} Relative to GND0.3V to +3.6V |
| Supply Voltage on $\rm V_{DDQ}$ Relative to GND –0.3V to +V $_{DD}$ |
| DC Voltage Applied to Outputs |
| in Tri-State -0.5 V to $V_{DDQ} + 0.5$ V |
| DC Input Voltage0.5V to V _{DD} + 0.5V |

| Current into Outputs (LOW) | 20 mA |
|--|-----------|
| Static Discharge Voltage(per MIL-STD-883, Method 3015) | . > 2001V |
| Latch-up Current | > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{DD} | V _{DDQ} |
|------------|------------------------|------------------|-------------------------|
| Commercial | 0°C to +70°C | 2.5V <u>+</u> 5% | 1.7V to V_{DD} |
| Industrial | -40°C to +85°C | | |

Electrical Characteristics Over the Operating Range^[15, 16]

DC Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | | | Max. | Unit |
|--|---|---|-----------------------|-------|------------------------|------|
| V_{DD} | Power Supply Voltage | | 2.375 | 2.625 | V | |
| V_{DDQ} | I/O Supply Voltage | for 2.5V I/O | | 2.375 | 2.625 | V |
| | | for 1.8V I/O | | 1.7 | 1.9 | V |
| V _{OH} | Output HIGH Voltage | for 2.5V I/O, I _{OH} = -1.0 mA | | 2.0 | | V |
| | | for 1.8V I/O, $I_{OH} = -100 \mu A$ | | 1.6 | | V |
| V _{OL} | Output LOW Voltage | for 2.5V I/O, I _{OL} = 1.0 mA | | | 0.4 | V |
| | | for 1.8V I/O, I _{OL} = 100 μA | | | 0.2 | V |
| V _{IH} | Input HIGH Voltage ^[15] | for 2.5V I/O | | 1.7 | V _{DD} + 0.3V | V |
| | | for 1.8V I/O | | 1.26 | V _{DD} + 0.3V | V |
| V _{IL} | Input LOW Voltage ^[15] | for 2.5V I/O | | -0.3 | 0.7 | V |
| | | for 1.8V I/O | -0.3 | 0.36 | V | |
| Input Leakage Current except ZZ and MODE | | $GND \le V_I \le V_{DDQ}$ | | | 5 | μА |
| | Input Current of MODE | Input = V _{SS} | | -30 | | μΑ |
| | | Input = V _{DD} | | 5 | μΑ | |
| | Input Current of ZZ Input = V _{SS} | | -5 | | μΑ | |
| | | Input = V _{DD} | | 30 | μΑ | |
| l _{oz} | Output Leakage Current | $GND \le V_I \le V_{DDQ}$, Output Disable | -5 | 5 | μА | |
| I _{DD} | V _{DD} Operating Supply Current | $V_{DD} = Max., I_{OUT} = 0 mA,$ | 7.5-ns cycle, 133 MHz | | 270 | mA |
| | | $f = f_{MAX} = 1/t_{CYC}$ | 10-ns cycle, 100 MHz | | 250 | mA |
| I _{SB1} | Automatic CE Power-down Current—TTL Inputs | $\begin{aligned} &\text{Max. V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{ f} = \text{f}_{MAX,} \\ &\text{inputs switching} \end{aligned}$ | All speeds | | 150 | mA |
| I _{SB2} | Automatic CE Power-down Current—CMOS Inputs | $\begin{array}{l} \text{Max. V}_{DD}\text{, Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ \text{f} = 0\text{, inputs static} \end{array} \hspace{0.2cm} \text{All speeds}$ | | | 120 | mA |
| I _{SB3} | Automatic CE Power-down Current—CMOS Inputs | $ \begin{array}{l} \text{Max. V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DDQ} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ \text{f} = \text{f}_{MAX}, \text{ inputs switching} \end{array} $ | | | 150 | mA |
| I _{SB4} | Automatic CE Power-down Current—TTL Inputs | $\begin{aligned} &\text{Max. V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{V or V}_{IN} \leq 0.3 \text{V,} \\ &\text{f} = 0, \text{ inputs static} \end{aligned}$ | All Speeds | | 135 | mA |

^{15.} Overshoot: $V_{IH}(AC) < V_{DD}$ +1.5V (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2V$ (Pulse width less than $t_{CYC}/2$). 16. $T_{Power-up}$: Assumes a linear ramp from V to $V_{DD}(min.)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$




Capacitance^[17]

| Parameter | Description | Test Conditions | 100 TQFP Max. | 165 FBGA Max. | 209 FBGA Max. | Unit |
|------------------|--------------------------|---|------------------|------------------|------------------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 6.5 | 7 | 5 | pF |
| C _{CLK} | Clock Input Capacitance | $V_{DD} = 3.3V$ $V_{DDQ} = 2.5V$ | 3 | 7 | 5 | pF |
| C _{I/O} | Input/Output Capacitance | 1 DDQ - 2.0 V | 5.5 | 6 | 7 | pF |

Thermal Resistance^[17]

| Parameter | Description | Test Conditions | 100 TQFP Package | 165 FBGA Package | 209 FBGA Package | Unit |
|-----------------|-----------------------|---|---------------------|---------------------|---------------------|------|
| Θ_{JA} | , | Test conditions follow standard test methods and procedures | 25.21 | 20.8 | 25.31 | °C/W |
| Θ _{JC} | i i nermai Regigiance | for measuring thermal impedance, per EIA/JESD51. | 2.28 | 3.2 | 4.48 | °C/W |

AC Test Loads and Waveforms



Note:

^{17.} Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics Over the Operating Range^[22, 23]

| | | _1 | 133 | -1 | -100 | |
|--------------------|---|------|------|------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| t _{POWER} | V _{DD} (Typical) to the First Access ^[18] | 1 | | 1 | | ms |
| Clock | | | | | | |
| t _{CYC} | Clock Cycle Time | 7.5 | | 10 | | ns |
| t _{CH} | Clock HIGH | 2.5 | | 3.0 | | ns |
| t _{CL} | Clock LOW | 2.5 | | 3.0 | | ns |
| Output Times | | | | | | |
| t _{CDV} | Data Output Valid After CLK Rise | | 6.5 | | 8.5 | ns |
| t _{DOH} | Data Output Hold After CLK Rise | 2.5 | | 2.5 | | ns |
| t _{CLZ} | Clock to Low-Z ^[19, 20, 21] | 2.5 | | 2.5 | | ns |
| t _{CHZ} | Clock to High-Z ^[19, 20, 21] | | 3.8 | 0 | 4.5 | ns |
| t _{OEV} | OE LOW to Output Valid | | 3.0 | | 3.8 | ns |
| t _{OELZ} | OE LOW to Output Low-Z ^[19, 20, 21] | 0 | | 0 | | ns |
| t _{OEHZ} | OE HIGH to Output High-Z ^[19, 20, 21] | | 3.0 | | 4.0 | ns |
| Set-up Times | | | | | | |
| t _{AS} | Address Set-up Before CLK Rise | 1.5 | | 1.5 | | ns |
| t _{ADS} | ADSP, ADSC Set-up Before CLK Rise | 1.5 | | 1.5 | | ns |
| t _{ADVS} | ADV Set-up Before CLK Rise | 1.5 | | 1.5 | | ns |
| t _{WES} | GW, BWE, BW _X Set-up Before CLK Rise | 1.5 | | 1.5 | | ns |
| t _{DS} | Data Input Set-up Before CLK Rise | 1.5 | | 1.5 | | ns |
| t _{CES} | Chip Enable Set-up | 1.5 | | 1.5 | | ns |
| Hold Times | | | | | | |
| t _{AH} | Address Hold After CLK Rise | | | 0.5 | | ns |
| t _{ADH} | ADSP, ADSC Hold After CLK Rise 0.5 0.5 | | | ns | | |
| t _{WEH} | GW, BWE, BW _X Hold After CLK Rise 0.5 0.5 | | | ns | | |
| t _{ADVH} | ADV Hold After CLK Rise | 0.5 | | 0.5 | | ns |
| t _{DH} | Data Input Hold After CLK Rise | 0.5 | | 0.5 | | ns |
| t _{CEH} | Chip Enable Hold After CLK Rise | 0.5 | | 0.5 | | ns |

Notes:

^{18.} This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD}(minimum) initially, before a read or write operation can be initiated.

^{19.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.

20. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.


^{21.} This parameter is sampled and not 100% tested.

^{22.} Timing reference level is 1.25V when $V_{\rm DDQ}$ = 2.5V and 0.9V when $V_{\rm DDQ}$ = 1.8V. 23. Test conditions shown in (a) of AC Test Loads unless otherwise noted.



Timing Diagrams

Read Cycle Timing^[24]




Note: 24. On this diagram, when $\overline{\text{CE}}$ is LOW: $\overline{\text{CE}}_1$ is LOW, CE_2 is HIGH and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH: $\overline{\text{CE}}_1$ is HIGH or CE_2 is LOW or $\overline{\text{CE}}_3$ is HIGH.



Timing Diagrams (continued)

Write Cycle Timing^[24, 25]




Note:

25. Full width write can be initiated by either $\overline{\text{GW}}$ LOW; or by $\overline{\text{GW}}$ HIGH, $\overline{\text{BWE}}$ LOW and $\overline{\text{BW}}_{X}$ LOW.



Timing Diagrams (continued)

Read/Write Cycle Timing^[24, 26, 27]




Notes:

26. The data bus (Q) remains in high-Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC-27. GW is HIGH.



Timing Diagrams (continued)

${\bf ZZ\ Mode\ Timing}^{[28,29]}$



Notes:

28. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 29. DQs are in high-Z when exiting ZZ sleep mode.



Ordering Information


Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.


| Speed (MHz) | Ordering Code | Package Diagram | Part and Package Type | Operating Range |
|----------------|----------------------|--------------------|---|-----------------|
| 133 | CY7C1441AV25-133AXC | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free | Commercial |
| | CY7C1443AV25-133AXC | | | |
| | CY7C1441AV25-133BZC | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) | |
| | CY7C1443AV25-133BZC | | | |
| | CY7C1441AV25-133BZXC | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free | |
| | CY7C1443AV25-133BZXC | | | |
| | CY7C1447AV25-133BGC | 51-85167 | 209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) | |
| | CY7C1447AV25-133BGXC | | 209-ball Fine-Pitch Ball Grid Array (14 \times 22 \times 1.76 mm) Lead-Free | |
| | CY7C1441AV25-133AXI | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free | Industrial |
| | CY7C1443AV25-133AXI | | | |
| | CY7C1441AV25-133BZI | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) | |
| | CY7C1443AV25-133BZI | | | |
| | CY7C1441AV25-133BZXI | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free | |
| | CY7C1443AV25-133BZXI | | | |
| | CY7C1447AV25-133BGI | 51-85167 | 209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) | |
| | CY7C1447AV25-133BGXI | | 209-ball Fine-Pitch Ball Grid Array (14 \times 22 \times 1.76 mm) Lead-Free | |
| 100 | CY7C1441AV25-100AXC | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free | Commercial |
| | CY7C1443AV25-100AXC | | | |
| | CY7C1441AV25-100BZC | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) | |
| | CY7C1443AV25-100BZC | | | |
| | CY7C1441AV25-100BZXC | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free | |
| | CY7C1443AV25-100BZXC | | | |
| | CY7C1447AV25-100BGC | 51-85167 | 209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) | |
| | CY7C1447AV25-100BGXC | | 209-ball Fine-Pitch Ball Grid Array (14 \times 22 \times 1.76 mm) Lead-Free | |
| | CY7C1441AV25-100AXI | 51-85050 | 100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Lead-Free | Industrial |
| | CY7C1443AV25-100AXI | | | |
| | CY7C1441AV25-100BZI | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) | |
| | CY7C1443AV25-100BZI | | | |
| | CY7C1441AV25-100BZXI | 51-85165 | 165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4 mm) Lead-Free | |
| | CY7C1443AV25-100BZXI | | | |
| | CY7C1447AV25-100BGI | 51-85167 | 209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm) | |
| | CY7C1447AV25-100BGXI | | 209-ball Fine-Pitch Ball Grid Array (14 \times 22 \times 1.76 mm) Lead-Free | |




Package Diagrams

100-pin TQFP (14 x 20 x 1.4 mm) (51-85050)








NOTE:

- 1. JEDEC STD REF MS-026
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
 MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
- 3. DIMENSIONS IN MILLIMETERS

51-85050-*B




Package Diagrams (continued)





Package Diagrams (continued)



i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document are the trademarks of their respective holders.



Document History Page

Document Title: CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM

| DEV | EON NO | Janua Data | Orig. of | Description of Observe |
|------|--------|---------------------|----------------------|---|
| REV. | 124416 | Issue Date | Change CJM | Description of Change New data sheet |
| *A | 254909 | 03/04/03 See ECN | SYT | Part number changed from previous revision. New and old part number differ by the letter "A" Modified Functional Block diagrams Modified switching waveforms Added Boundary scan information Added I _{DD} ,I _X and I _{SB} values in DC Electrical Characteristics Added t _{POWER} specifications in Switching Characteristics table Removed 119 PBGA package Changed 165 FBGA package from BB165C (15 x 17 x 1.20 mm) to BB165 (15 x 17 x 1.40 mm) Changed 209-Lead PBGA BG209 (14 x 22 x 2.20 mm) to BB209A (14 x 22 x 1.76 mm) |
| *B | 300131 | See ECN | SYT | Removed 150 and 177 MHz Speed Bins Changed Θ_{JA} and Θ_{JC} from TBD to 25.21 and 2.58 °C/W, respectively, for TQFP package Added lead-free information for 100-pin TQFP, 165 FBGA and 209 BGA packages Added "Lead-free BG packages availability" below the Ordering Information |
| *C | 320813 | See ECN | SYT | Changed H9 pin from V_{SSQ} to V_{SS} on the Pin Configuration table for 209 FBGA Changed the test condition from V_{DD} = Min to V_{DD} = Max for V_{OL} in the Electrical Characteristics table Replaced the TBDs for I_{DD} , I_{SB1} , I_{SB2} , I_{SB3} and I_{SB4} to their respective values Replaced TBD's for Θ_{JA} and Θ_{JC} to their respective values on the Thermal Resistance table for 165 FBGA and 209 FBGA Packages Changed C_{IN} , C_{CLK} and $C_{I/O}$ to 6.5, 3 and 5.5 pF from 5, 5 and 7 pF for TQFF Package Removed "Lead-free BG packages availability" comment below the Ordering Information |
| *D | 331551 | See ECN | SYT | Modified Address Expansion balls in the pinouts for 165 FBGA and 209 BGAP ackages as per JEDEC standards and updated the Pin Definitions accordingly Modified V_{OL} , V_{OH} test conditions Replaced TBD to 100 mA for I_{DDZZ} Changed C_{IN} , C_{CLK} and $C_{I/O}$ to 7, 7 and 6 pF from 5, 5 and 7 pF for 165 FBGAP ackage Added Industrial Temperature Grade Changed I_{SB2} and I_{SB4} from 100 and 110 mA to 120 and 135 mA respectively Updated the Ordering Information by shading and unshading MPNs as per availability |
| *E | 417509 | See ECN | RXU | Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed I_X current value in MODE from $-5\ \&\ 30\ \mu A$ to $-30\ \&\ 5\ \mu A$ respectively and also Changed I_X current value in ZZ from $-30\ \&\ 5\ \mu A$ to $-5\ \&\ 30\ \mu A$ respectively on page# 19 Modified test condition from $V_{IH} \le V_{DD}$ to $V_{IH} < V_{DD}$ Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in the Electrical Characteristics Table Replaced Package Name column with Package Diagram in the Ordering Information table Replaced Package Diagram of 51-85050 from *A to *B Updated the Ordering Information Table |



Document Title: CY7C1441AV25/CY7C1443AV25/CY7C1447AV25 36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM Document Number: 38-05349

| Doddinone | Document Number: 00 000-0 | | | | | | | |
|-----------|---------------------------|------------|--------------------|--|--|--|--|--|
| REV. | ECN NO. | Issue Date | Orig. of Change | Description of Change | | | | |
| *F | 473229 | See ECN | | Added the Maximum Rating for Supply Voltage on V_{DDQ} Relative to GND Changed t_{TH} , t_{TL} from 25 ns to 20 ns and t_{TDOV} from 5 ns to 10 ns in TAP AC Switching Characteristics table Updated the Ordering Information table. | | | | |